Well, I'm not an economics major but I was an EE major and I can tell you that reducing gate/drain capacitance is always an issue for EEs so if they reduced it by half while maintaining other factors then that's pretty good. Overall, those are some pretty impressive accomplishments in circuit design but I don't really know how it will relate directly to tech development.