Recent content by zacharychieply

  1. Z

    Discussion Zen 5 Architecture & Technical discussion

    uop cache gets around decoding, but hits in the cache only apply to small loops, so i would argue its not really sustained perf here.
  2. Z

    Discussion Zen 5 Architecture & Technical discussion

    I know this is speculation, but if both decoders could work on the same code path, he woudn't have been so vague about it in the interview.
  3. Z

    Discussion Zen 5 Architecture & Technical discussion

    for those wondering, it sounds like from the interview, that zen 5 is 8 wide decode, but can only decode from one branch path of a single thread at a time per that decode unit. so real world gains would still be only around the previous zen 4 offerings of 4x ILP.
  4. Z

    Discussion Apple Silicon SoC thread

    I agree with your point but do you know what year the aggrement expires?
  5. Z

    Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000)

    Going to 16 cores on a single ccx would reduce core to core latency, but they will probably need upgrade their ring interconnect to either a 4x4 tile interconnect or something better.
  6. Z

    Discussion Apple Silicon SoC thread

    apple is still using lpddr4 instead of lpddr5, 16GBs of ram will not become bassline until they hopefully transition to lpddr5.
  7. Z

    Question 'Ampere'/Next-gen gaming uarch speculation thread

    hey i was in the emergency room all day today can i get a quick rundown of what NVIDIA announced today? tx
  8. Z

    Discussion AMD Cezanne/Zen 3 APU Speculation and Discussion

    the reasoning behind using vega apu's instead of RDNA MAYBE because agreements with Microsoft and Sony who probably don't want AMD to release other rdna apu's potentially "piggybacking" off of funding they provided AMD to develop their console apu's
  9. Z

    Question Intel Q2: 7 nm in bad shape

    already posted this on Reddit but here is my opinion 'The internal, in-depth, story of Intel's mistake was that the designed their node for sustained high frequency performance where as TSMC designed their node to be you know be 'manufacture-able" '