Unfortunately all the A2O core logic is still verilog which I‘m not that familiar with.
Edit: At first glance the A2I is VHDL which I’m digging into right now.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.