Latest activity Postings Featured content About Trophies
-
-
As of Zen 2, which is the latest architecture we have numbers for directly from AMD, the round trip cycle count from CCD to IOD and back... -
this is the only Fusion that matters
-
I think people here jonesing for it are greatly overestimating the amount of benefit. Diminishing economies of scale adding to an...
-
They would need to fix the 84-cycle L3 first. That's Bulldozer level numbers.
-
Their L3 is also dogpoopoo.
-
The big brain play is to leak the real roadmap, but make Intel think it’s a fake
-
https://www.anandtech.com/show/16026/tsmc-teases-12-high-3d-stacked-silicon The technology AMD uses to 3D stack L3, SOIC, has been shown...
-
144MB, 240MB if dual stacked. 48MB on die with the cores, 96MB per v-cache die.
-
That sounds reasonable, and it would be a great deal for the users: 8 Zen 5 cores + 96 MB L3 vs. 12 Zen 6 cores + 144MB of L3
-
https://forums.anandtech.com/threads/zen-6-speculation-thread.2619444/post-41471939
-
Zen 2 shipped on 7nm about 10 months behind Apple. It'd be about the same for 2nm and Zen 6. But this time they'd be the first on N2P...
-
Unlikely. I'd expect $50 ASP bumps for sure.
-
Idk how we're still debating the nodes Venice (MS server) uses N2P Venice-Dense (Cloud server) uses N2P Olympic Ridge (desktop) uses...
-
2 random GPU related news: 1. GeForce GTX 1070 Laptop GPU launched with 8GB of VRAM ........ 9 years later, 5070 laptop GPU has still...
-
Elfear reacted to GaiaHunter's post in the thread Discussion RDNA4 + CDNA3 Architectures Thread with
Haha.
So the 5070 TI and the 9070 XT traded blows and were essentially same tier GPUs and now the 5070 TI and the 9070 XT trade blows and are...
-
-
Loading…
-
Loading…
-
Loading…
-
Loading…
Facebook
Twitter