Go Back   AnandTech Forums > Hardware and Technology > CPUs and Overclocking

Forums
· Hardware and Technology
· CPUs and Overclocking
· Motherboards
· Video Cards and Graphics
· AMD Video Cards
· Nvidia
· Displays
· Memory and Storage
· Power Supplies
· Cases & Cooling
· SFF, Notebooks, Pre-Built/Barebones PCs
· Networking
· Peripherals
· General Hardware
· Highly Technical
· Computer Help
· Home Theater PCs
· Consumer Electronics
· Digital and Video Cameras
· Mobile Devices & Gadgets
· Audio/Video & Home Theater
· Software
· Software for Windows
· All Things Apple
· *nix Software
· Operating Systems
· Programming
· PC Gaming
· Console Gaming
· Distributed Computing
· Security
· Social
· Off Topic
· Politics and News
· Discussion Club
· Love and Relationships
· The Garage
· Health and Fitness
· Home and Garden
· Merchandise and Shopping
· For Sale/Trade
· Hot Deals with Free Stuff/Contests
· Black Friday 2014
· Forum Issues
· Technical Forum Issues
· Personal Forum Issues
· Suggestion Box
· Moderator Resources
· Moderator Discussions
   

Reply
 
Thread Tools
Old 03-02-2011, 09:47 AM   #1
Idontcare
Elite Member
 
Idontcare's Avatar
 
Join Date: Oct 1999
Location: 台北市
Posts: 21,009
Default EETimes: Globalfoundries, TSMC square off in litho

Quote:
Globalfoundries, TSMC square off in litho
Unlike TSMC, Globalfoundries is a big proponent of EUV lithography. Last year, the foundry company ordered a full-blown EUV production machine from ASML, bypassing ASMLís pre-production tool.

Globalfoundries plans to offer customers two options in lithography at the 20-nm node, said Harry Levinson, Senior Fellow at Globalfoundries and manager of strategic lithography at the company.

In the first option, customers will be able to use 193-nm immersion with double patterning at 20-nm, Levinson said. In the second option, customers will have access to EUV for use in pattering, he told EE Times.

http://www.eetimes.com/electronics-n...e-off-in-litho
There's actually a lot of tidbits in the 2-pg article if you hit the link, but I found the comments regarding the desire to insert EUV at 20nm at GloFo to be the most intriguing.
Idontcare is offline   Reply With Quote
Old 03-02-2011, 02:50 PM   #2
Acanthus
Lifer
 
Acanthus's Avatar
 
Join Date: Aug 2001
Posts: 19,916
Default

Just give me a frigging die shrink on graphics cards already.

The graphics market has stagnated hard because of the shrink issues at TSMC and GF.
__________________
::Intel Core i7 2600K @ 5.0ghz (100x50) 1.400v ~ 47% performance increase
::2x4GB Mushkin DDR3-1333
::Gigabyte GA-P67A-UD3-B3
::XFX Radeon 6850 1GB
::OCZ Vertex 4 128GB
::Water Cooling - Swiftech Apogee GTX, Triple 120mm rad, 120GPH pump
Acanthus is offline   Reply With Quote
Old 03-02-2011, 03:40 PM   #3
AtenRa
Diamond Member
 
AtenRa's Avatar
 
Join Date: Feb 2009
Location: Athens Greece
Posts: 8,175
Default

We will see an Intel like Tick-Tock product cycle with GPUs from now on because of the 2 year manufacturing process interval in TSMC and GloFo.

Tock will be a new GPU Architecture (Lets say Fermi GF100 for example) with new lithography process (Double the Transistor Count of previous GPU and 50%+ more performance).

Tick will be a revision on the same lithography and ~20% more performance (Like GF110 or AMD HD6900)
AtenRa is offline   Reply With Quote
Old 03-02-2011, 04:15 PM   #4
khon
Golden Member
 
khon's Avatar
 
Join Date: Jun 2010
Posts: 1,089
Default

The main reason they want to use EUV is actually pretty simple: Higher throughput, especially when you go to 16-nm and beyond.

To do 20nm with DUV, you have to do double patterning, which means you're literally doing each layer twice (or at least the critical layers), thus cutting your throughput in half. If you go to 16nm, you will have to do triple-patterning, so your throughput is a 1/3rd. Adding to this problem, is the fact that as you increase the number of patterning steps for a single layer, you're also drastically decreasing your process margin, so your yield will take a hit.

If you do EUV on the other hand, you can simple do a single exposure per layer, which is faster. Or at least it will be, once the technology reaches maturity.

This is also why companies may switch to EUV later, even if they already reached a certain resolution with DUV.

Last edited by khon; 03-02-2011 at 04:27 PM.
khon is offline   Reply With Quote
Old 03-02-2011, 04:42 PM   #5
Idontcare
Elite Member
 
Idontcare's Avatar
 
Join Date: Oct 1999
Location: 台北市
Posts: 21,009
Default

Similar logic goes into determining the maximum practical number of metal levels to implement in the BEOL as it is a trade-off between production costs (cycle-time and yields) versus wiring density and capacitance.

Having been on that side of the fence, one of the big drivers for EUV (its more a driver against anything that requires multi-pass patterning) at the foundries is the cost per maskset which is a function of the number of masks.

If you are Intel and you are recovering the cost of a maskset across the span of tens of thousands of wafers it is easier to recoup the cost of an few extra masks required for double-patterning, but if you are GloFo or TSMC and you have customers that might be doing just 1000wfr runs for the lifetime of the product then it is a lot more difficult to economically justify adding four or five more masks to the maskset.

Of course EUV masks are undoubtedly going to be substantially more expensive than DUV masks, just as 193nm masks are more expensive than 365nm masks, but presumably the difference is not going to be prohibitive.
Idontcare is offline   Reply With Quote
Old 03-02-2011, 05:08 PM   #6
AtenRa
Diamond Member
 
AtenRa's Avatar
 
Join Date: Feb 2009
Location: Athens Greece
Posts: 8,175
Default

I sure need to read more on manufacturing

any good links ??
AtenRa is offline   Reply With Quote
Old 03-02-2011, 05:33 PM   #7
Idontcare
Elite Member
 
Idontcare's Avatar
 
Join Date: Oct 1999
Location: 台北市
Posts: 21,009
Default

This book is great: Handbook of Semiconductor Manufacturing Technology, Second Edition

Just a few links I came across that seemed good reads:
http://en.wikipedia.org/wiki/Photomask

http://www.electroiq.com/index/displ...ry-change.html

http://www.semiconductor-technology....es/feature226/
Idontcare is offline   Reply With Quote
Old 03-02-2011, 05:56 PM   #8
AtenRa
Diamond Member
 
AtenRa's Avatar
 
Join Date: Feb 2009
Location: Athens Greece
Posts: 8,175
Default

very nice, thx
AtenRa is offline   Reply With Quote
Old 03-07-2011, 01:12 AM   #9
DanielNenni
Banned
 
Join Date: Mar 2010
Posts: 37
Default

Quote:
Originally Posted by AtenRa View Post
very nice, thx
Another article that may be of interest:
With EUVL, Expect No Holiday

http://www.semiwiki.com/forum/conten...o-holiday.html

D.A.N.
DanielNenni is offline   Reply With Quote
Old 03-16-2011, 11:25 AM   #10
AtenRa
Diamond Member
 
AtenRa's Avatar
 
Join Date: Feb 2009
Location: Athens Greece
Posts: 8,175
Default

Quote:
Originally Posted by DanielNenni View Post
Another article that may be of interest:
With EUVL, Expect No Holiday

http://www.semiwiki.com/forum/conten...o-holiday.html

D.A.N.
Good one, thx
AtenRa is offline   Reply With Quote
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump


All times are GMT -5. The time now is 02:02 PM.


Powered by vBulletin® Version 3.8.8 Alpha 1
Copyright ©2000 - 2015, vBulletin Solutions, Inc.