PDA

View Full Version : EETimes: Globalfoundries, TSMC square off in litho


Idontcare
03-02-2011, 08:47 AM
Globalfoundries, TSMC square off in litho
Unlike TSMC, Globalfoundries is a big proponent of EUV lithography. Last year, the foundry company ordered a full-blown EUV production machine from ASML, bypassing ASMLís pre-production tool.

Globalfoundries plans to offer customers two options in lithography at the 20-nm node, said Harry Levinson, Senior Fellow at Globalfoundries and manager of strategic lithography at the company.

In the first option, customers will be able to use 193-nm immersion with double patterning at 20-nm, Levinson said. In the second option, customers will have access to EUV for use in pattering, he told EE Times.

http://www.eetimes.com/electronics-news/4213679/Globalfoundries--TSMC-square-off-in-litho


There's actually a lot of tidbits in the 2-pg article if you hit the link, but I found the comments regarding the desire to insert EUV at 20nm at GloFo to be the most intriguing.

Acanthus
03-02-2011, 01:50 PM
Just give me a frigging die shrink on graphics cards already.

The graphics market has stagnated hard because of the shrink issues at TSMC and GF.

AtenRa
03-02-2011, 02:40 PM
We will see an Intel like Tick-Tock product cycle with GPUs from now on because of the 2 year manufacturing process interval in TSMC and GloFo.

Tock will be a new GPU Architecture (Lets say Fermi GF100 for example) with new lithography process (Double the Transistor Count of previous GPU and 50%+ more performance).

Tick will be a revision on the same lithography and ~20% more performance (Like GF110 or AMD HD6900)

khon
03-02-2011, 03:15 PM
The main reason they want to use EUV is actually pretty simple: Higher throughput, especially when you go to 16-nm and beyond.

To do 20nm with DUV, you have to do double patterning, which means you're literally doing each layer twice (or at least the critical layers), thus cutting your throughput in half. If you go to 16nm, you will have to do triple-patterning, so your throughput is a 1/3rd. Adding to this problem, is the fact that as you increase the number of patterning steps for a single layer, you're also drastically decreasing your process margin, so your yield will take a hit.

If you do EUV on the other hand, you can simple do a single exposure per layer, which is faster. Or at least it will be, once the technology reaches maturity.

This is also why companies may switch to EUV later, even if they already reached a certain resolution with DUV.

Idontcare
03-02-2011, 03:42 PM
Similar logic goes into determining the maximum practical number of metal levels to implement in the BEOL as it is a trade-off between production costs (cycle-time and yields) versus wiring density and capacitance.

Having been on that side of the fence, one of the big drivers for EUV (its more a driver against anything that requires multi-pass patterning) at the foundries is the cost per maskset which is a function of the number of masks.

If you are Intel and you are recovering the cost of a maskset across the span of tens of thousands of wafers it is easier to recoup the cost of an few extra masks required for double-patterning, but if you are GloFo or TSMC and you have customers that might be doing just 1000wfr runs for the lifetime of the product then it is a lot more difficult to economically justify adding four or five more masks to the maskset.

Of course EUV masks are undoubtedly going to be substantially more expensive than DUV masks, just as 193nm masks are more expensive than 365nm masks, but presumably the difference is not going to be prohibitive.

AtenRa
03-02-2011, 04:08 PM
I sure need to read more on manufacturing

any good links ??

Idontcare
03-02-2011, 04:33 PM
This book is great: Handbook of Semiconductor Manufacturing Technology, Second Edition (http://detonator.dynamitedata.com/cgi-bin/redirect.pl?user=u00000687&url=http%3A%2F%2Fwww.amazon.com%2FHandbook-Semiconductor-Manufacturing-Technology-Second%2Fdp%2F1574446754%2Fref%3Dsr_1_1%3Fs%3Dbook s%26ie%3DUTF8%26qid%3D1299105147%26sr%3D1-1)

Just a few links I came across that seemed good reads:
http://en.wikipedia.org/wiki/Photomask

http://www.electroiq.com/index/display/semiconductors-article-display/205808/articles/wafernews/volume-11/issue-23/features/high-costs-of-mask-sets-and-design-force-industry-change.html

http://www.semiconductor-technology.com/features/feature226/

AtenRa
03-02-2011, 04:56 PM
very nice, thx ;)

DanielNenni
03-07-2011, 12:12 AM
very nice, thx ;)

Another article that may be of interest:
With EUVL, Expect No Holiday

http://www.semiwiki.com/forum/content/393-euvl-expect-no-holiday.html

D.A.N.

AtenRa
03-16-2011, 11:25 AM
Another article that may be of interest:
With EUVL, Expect No Holiday

http://www.semiwiki.com/forum/content/393-euvl-expect-no-holiday.html

D.A.N.

Good one, thx ;)